FPGA Implementation Of Viterbi Decoder Using Hybrid Trace Back And Register Exchange Method
نویسندگان
چکیده
Error correction is an integral part of any communication system and for this purpose, the convolution codes are widely used as forward error correction codes. For decoding of convolution codes, at the receiver end Viterbi Decoder is being employed. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameters in today’s wireless technology. In this paper, a high speed feed forward viterbi decoder has been designed using hybrid track back and register exchange architecture and embedded BRAM of target FPGA. The proposed viterbi decoder has been designed with Matlab, simulated with Xilinx ISE 8.1i Tool, synthesized with Xilinx Synthesis Tool (XST), and implemented on Xilinx Virtex4 based xc4vlx15 FPGA device. The results show that the proposed design can operate at an estimated frequency of 107.7 MHz by consuming considerably less resources on target device to provide cost effective solution for wireless applications
منابع مشابه
Comparative Analysis of Modified Register Exchange Method and Trace Back Method of Viterbi Decoder for Wireless Communication
The Objective of this paper is to describe the comparative analysis of the two different method of implementation for Viterbi decoder based on the modified Register Exchange and Trace Back Method. The base of the comparison is simulation result. Both the technologies are simulated with Xilinx software9.1i. The simulation result in the form of HDL synthesis report, Timing analysis and Power esti...
متن کاملVirtex 4 FPGA Implementation of Viterbi Decoded 64-bit RISC for High Speed Application using Xilinx
In the modern era of electronics and communication decoding and encoding of any data(s) using VLSI technology requires low power, less area and high speed constrains. The viterbi decoder using survivor path with necessary parameters for wireless communication is an attempt to reduce the power and cost and at the same time increase the speed compared to normal decoder. This paper presents three ...
متن کاملVery Low Power Viterbi Decoder Employing Minimum Transition and Exchangeless Algorithms for Multimedia Mobile Communication
A very low power consumption viterbi decoder has been developed by low supply voltage and 0.15 μm CMOS process technology. Significant power reduction can be achieved by modifying the design and implementation of viterbi decoder using conventional techniques traceback and Register Exchange to Hybrid Register Exchange Method (HREM), Minimum Transition Register Exchange Method (MTREM), Minimum Tr...
متن کاملFpga Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid Register Exchange Method
The importance of convolutional codes is well established. They are widely used to encode digital data before transmission through noisy or error-prone communication channels to reduce occurrence of errors and memory. This paper presents novel decoding technique, memoryless Hybrid Register Exchange with simulation and FPGA implementation results. It requires single register as compared to Regis...
متن کاملA Low Power Viterbi Decoder Design with Minimum Transition Hybrid Register Exchange Processing for Wireless Applications
This work proposes the low power implementation of Viterbi Decoder. Majority of viterbi decoder designs in the past use simple Register Exchange or Traceback method to achieve very high speed and low power decoding respectively, but it suffers from both complex routing and high switching activity. Here simplification is made in survivor memory unit by storing only m-1 bits to identify previous ...
متن کامل